Infinite Menus, Copyright 2006, OpenCube Inc. All Rights Reserved.
 
 
 
 

netX 5 – Network Access Controller

further Informations
netX 5 Datasheet
The netX is a highly integrated network controller with a new system architecture optimized on communication and maximum data transfer.

  • Flexible Network Access
    Controller
  • Two communication channels configurable between Real-Time Ethernet and fieldbus
  • Two MII Ports with IEEE 1588 for EtherCAT with 8x Sync / FMMU Powerlink with integrated hub PROFINET IRT with 2-Port switch SERCOS III and others
  • Fieldbus controller for
    AS-Interface
    CANopen and DeviceNet
    CC-Link
    PROFIBUS
  • 8/16/32 Bit Dual-port-memory
    or serial SPI Host interface
With its integrated Dual-port-memory or the serial SPI interface, it operates as a companion chip to a Host CPU and makes available the whole spectrum of industrial communication from fieldbus up to the various Real-Time Ethernet systems. External PHYs must be connected to the two MII interface for Ethernet
purposes.
Both transmission channels are used for Real-Time Ethernet, whereas these can be combined as required when configuring as fieldbus controllers. Also of interest is a common controller for Ethernet/IP and DeviceNet, which, with the integrated IEEE 1588 unit, also supports CIP Sync.

The areas of application are communication interfaces in which the Host processor has sufficient computing power to process the whole transmission protocol.


The communication channels are designed to be compatible with the other controllers of the netX family.
They consist of dedicated ALUs and special logic units, which are allocated their respective protocol functions by means of microcode.
The xMAC Medium-Access-Controller transmits or receives data in accordance with the respective bus access procedures and codes or converts these into a Byte depiction.
The xPEC Protocol Execution Controller combines these into data packets and controls the telegram traffic. Large data quantities are transmitted per DMA blocks into, or out of, the integrated buffer memory whilst a Dual-port-memory is available for each channel for status information. Alternatively a Tripple-Buffer logic is implemented, which always provides the address of the next free buffer for purposes of conflict-free data exchange.

With the intelligent communication ALUs, the netX processes the most varied protocols and protocol combinations in a single chip – an absolutely new feature in industrial
communication technology.
block diagram of the netX 5 Network Access Controller

Internal Memory

netX 5
RAM 64 KByte x

Ethernet-Interface

netX 5
Ports MII, 25 MHz PHY Clout output,
IEEE 1588 time stamp
2x
Real-Time-Ethernet EtherCAT with eight FMMUs and eight Sync-Manager x
Ethernet/IP x
   Modbus IDA x
   Powerlink with integrated Hub x
   PROFINET RT and IRT with integrated Switch x
   SERCOS-III x
Synchronisation signal Trigger, Sample x

Fieldbus-Interface

netX 5
channels In place of Ethernet, each channel can be configured as a fieldbus controller 2x
systems AS-interface, Master only x
   CANopen / DeviceNet, Master and Slave x
   CC-Link, Slave only x
   PROFIBUS, Master and Slave x

Periphery

netX 5
IEEE 1588 System Time 32-Bit second counter, 32-Bit Nano second counter
32-Bit second counter, 32-Bit Nano second counter
32-Bit second counter, 32-Bit Nano second counter
x
SPI Master-Mode, max. 50 MHz
Slave-Mode, max. 33 MHz
x
General I/Os 3.3 V / 6 mA 16x

Host-Interface

netX 5
Dual-port-Memory 8 / 16 / 32-Bit-Databus, configurable, emulated by internal RAM
x
SPI Slave-Mode, max. 33 MHz x

Debug-Interface

netX 5
JTAG x

Operating conditions / housings / various data

netX 5
System cycles 100 MHz
Signal level 3.3 V
Power supply 1.8 V for Core
3.3 V for Input/Output
Temperature    –40°..+85 °C
Power consumption    tbd
Housing LBGA, 1 mm raster 228 Pins
Dimensions 17 x 17 mm
performance of the netX 5 Network Access Controller
 
Print this page | Imprint