Logo Hilscher

netX Family

The netX SoC architecture is designed from the ground up for the highest demands on flexibility, determinism and performance in terms of multi-protocol capability and low latency for short cycle times. The heterogeneous multi-core architecture features an ARM processor core, coupled with a xC (flexible communication) subsystem and a feature-rich set of on-chip peripherals for varieties of industrial applications.

 

ControllernetX 10netX 52netX 51netX 100netX 500
CPU models*ARM 966 / xPICARM 966 / xPICARM 966 / xPICARM 926 + MMU
/ -
ARM 926 + MMU
/ -
CPU Clock100 MHz100 MHz100 MHz200MHz200MHz
RAM / ROM396kB / 64kB672kB / 64kB672kB / 64kB144kB / 32 KB144kB / 32 KB
Host Interface Functions**DPM / SPM /
EXT / MEM
DPM / SPM /
EXT / MEM
DPM / SPM /
EXT / MEM
DPM / - / EXT /DPM / - / EXT /
Memory I/F
Parallel / Serial
- / SQI XiP- / SQI XiP8, 16, 32 Bit /
SQI XiP
8,16, 32 Bit / -8,16, 32 Bit / -
xC Channels***12234
IEEE 1588 Sys Timer /
EtherPHY (10/100Mbps)
1 / Single-PHY2 / Dual-PHY2 / Dual-PHY1 / Dual-PHY1 / Dual-PHY
I2C / SPI / UART1 / 1 / 22 / 1 / 32 / 1 / 31 / 1 / 31 / 1 /3
CAN / MAC / LCD- / - / -1 / 1 / -1 / 1 / -- / - / -- / - / 1
IO-Link / ADC Channels4 / 2 x 84 / -8 / -- / 2 x 4- / 2 x 4

USB Device / Host

D / -D / -D / -D / HD / H
WDC / Timer Counters2 / 72 / 102 / 101 / 51 / 5
MMIO / GPIO / PIO****0 / 8 / 2440 / 32 / 6248 / 32 / 620 / 16 / 840 / 16 / 84
Package Size (mm) /
Type (Pins)
13 x 13 / BGA
(197)
15 x 15 / BGA
(244)
19 x 19 / BGA
(324)

22 x 22 / BGA
(345)

22 x 22 / BGA
(345)

 

 * The xPIC (flexible Peripheral Interface Control) processing unit is a freely programmable 32-bit RISC core with predictable interrupt latency for very fast I/O processing. It provides unmatched flexibility for developing applications for electronic control (drives, valves, etc.) and remote I/O gateway (IO-Link, Encoder I/F, etc.) functions.

** The HIF (Host Interface) is a superior feature of the netX family that depending on the individual use cases operate either as parallel DPM (Dual-Port Memory) or SPM (Serial Dual-Port Memory) interface for the interconnection of external hosts (MPU, MCU, etc.) or as parallel EXT (Extension Bus) or MEM (Memory Controller) interface for the connection of external memories (Flash, RAM, etc.).

*** The xC subsystem is a channel-based real-time control industrial communication interface. The number of xC channels varies from 1 up to 4 channels with the target application of the netX device. Each xC channel consists of flexibly programmable xMAC (flexible Media Access Control) and xPEC (flexible Protocol Execution Control) processing units that provide the capability to realize all major real-time control industrial communication standards.

**** The MMIO (Multiplex Matrix IO) offers a highly flexible IO pin mapping for the on-chip peripherals. The GPIO (General Purpose IO) module comprises a set of independent timer counters with IRQ support (PWM, IC/OC, etc.). Unused pins are configurable as PIO (Programmable I/O).

The netX family spans a broad portfolio of network controllers for industrial markets.

Hilscher offers customers a scalable family of netX products for slave type applications. The higher end is represented by the netX 51 which provides an external memory interface with a high-performance, multi-channel and multi-cache controller suitable for the development of cost-sensitive stand-alone applications. The netX 52 is suited for customer designs that require a multiprotocol-capable companion chip solution with host interface that fully carries out the real-time control communication tasks for industrial Ethernet. At the lower end is the netX 10 with one xC channel that commercially addresses traditional fieldbus technologies.

 

 

 

Hilscher offers customers a scalable family of netX products for master and slave type applications. The netX 100 is typically used for the design of companion chip solutions or stand-alone applications. The netX 500 with integrated graphics controller and feature-rich on-chip peripherals is the ideal development platform for application designs that make use of embedded visualization, industrial control and system network.